All authors

Claude Skills by Manoj-11-Dahal
github.com/Manoj-11-Dahal15,860 skills0 installs0 views
- Iot Video Stream Ingest ReadinessUse when a task involves checking whether an IoT video stream is ready for authorized analytics to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financial, device-...Votes: 0GitHub stars: 2
- Kicad Electronics Design ReviewUse when a task involves reviewing a KiCad schematic or PCB for electrical, manufacturability, and documentation risks before fabrication to identify the intended outcome, relevant inputs, platform or version, sensitive data, and permission boundary before acting. Use current primary documentation for version-sensitive behavior, produce a reviewable artifact, and verify it against stated criteria. Trigger for planning, implementation, evaluation, or troubleshooting in this focused domain; do ...Votes: 0GitHub stars: 2
- Lithography Process Window ReviewUse when a task involves reviewing exposure and focus operating ranges for lithography yield to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financial, hardware-c...Votes: 0GitHub stars: 2
- Logic Synthesis Area Timing AnalysisUse when a task involves interpreting synthesis results against area and timing targets to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financial, hardware-contro...Votes: 0GitHub stars: 2
- Low Power Intent VerificationUse when a task involves checking power-domain intent and isolation behavior in an SoC to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financial, hardware-control...Votes: 0GitHub stars: 2
- Macos Nested Code Signature Order AuditUse when a task involves checking signing order and signature integrity for a macOS app with embedded code to record Swift, Xcode, operating-system, build, and target versions; reproduction steps; data sensitivity; and the permission boundary before acting. Check current Apple or Swift documentation, preserve source and trace provenance, and verify on an owned test target. Do not change signing credentials, publish, notarize, or operate production systems without explicit approval.Votes: 0GitHub stars: 2
- Materials Science Simulation PlanningUse when a task involves planning a computational materials study with a defined material, structure, method, convergence, and validation strategy to identify the research or operational question, target population or system, relevant version, sensitive data, and approval boundary before acting. Use current primary sources, produce a traceable artifact, and verify it against explicit criteria. Trigger for planning, analysis, review, or troubleshooting in this focused domain; do not execute ex...Votes: 0GitHub stars: 2
- Measurement Instrument Calibration ReviewUse when a task involves reviewing whether an instrument calibration supports a stated physics measurement to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financi...Votes: 0GitHub stars: 2
- Mixed Signal Interface Verification PlanUse when a task involves planning verification at analog and digital interface boundaries to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financial, hardware-cont...Votes: 0GitHub stars: 2
- Mqtt Session And Delivery Semantics ReviewUse when a task involves reviewing MQTT session, QoS, and message-retention choices for an IoT workflow to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financial,...Votes: 0GitHub stars: 2
- Multi Camera Time Synchronization ReviewUse when a task involves reviewing time synchronization across cameras used for event correlation to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financial, devic...Votes: 0GitHub stars: 2
- Orbital Element Propagation CheckUse when a task involves checking orbital-element propagation assumptions for a mission analysis to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not perform production, financial, hardwa...Votes: 0GitHub stars: 2
- Payload Accommodation Interface ReviewUse when a task involves checking that a payload fits spacecraft mechanical, electrical, thermal, data, and operational interfaces to define the target, lifecycle stage, controlling artifact, authoritative evidence, version or operating conditions, sensitivity, and approval boundary before applying the method. Separate observed facts from assumptions and model output. Verify the result with appropriate independent checks, preserve provenance, and report uncertainty and limitations. Do not per...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Approval Evidence PacketUse when a PCB assembly and test readiness result is ready for a human owner to approve, reject, or redirect to produce a decision packet for the assembly and test handoff packet containing options, evidence, risks, and open questions. Success means the decision owner, requested decision, source evidence, alternatives, uncertainty, and consequence of no action are all visible; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch,...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Change Impact TraceUse when a version, rule, source, or stakeholder change may affect PCB assembly and test readiness to produce a before/after change record and impact map for the assembly and test handoff packet. Success means each material difference is tied to affected dependencies, consumers, owners, and a test or explicitly unknown impact; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, read, browser, test, and write capabilities only w...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Closeout Handoff LedgerUse when a PCB assembly and test readiness work item is nearing completion, pause, or transfer to another owner to produce a closeout ledger for the assembly and test handoff packet with status, evidence, owner, and retention state. Success means all deliverables, unresolved items, approvals, and next owners are recorded, and the stop reason is explicit; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, read, browser, test, a...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Completeness ReconciliationUse when the PCB assembly and test readiness workflow receives records that must agree across sources, periods, or statuses to produce a reconciliation worksheet for the assembly and test handoff packet with matched, unmatched, and unresolved rows. Success means counts and key fields reconcile or every variance is quantified, sourced, and left unresolved for an owner; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, read, br...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Exception Triage QueueUse when the PCB assembly and test readiness workflow has exceptions, missing evidence, or competing priorities to produce a prioritized exception queue for the assembly and test handoff packet with evidence, owner, and next action. Success means every exception has a severity rationale, source, owner or explicit unassigned state, and a bounded next step; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, read, browser, test, ...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Recovery Readiness DrillUse when the PCB assembly and test readiness workflow needs a safe recovery, rollback, replay, or continuity check to produce a recovery-drill record for the assembly and test handoff packet with starting state, test, and observed outcome. Success means the dry-run or approved non-production drill meets the predeclared recovery target and leaves the baseline intact; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, read, brow...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Scenario Sensitivity MatrixUse when the PCB assembly and test readiness team needs to compare options under changing assumptions to produce a baseline-plus-scenarios matrix for the assembly and test handoff packet with assumptions and ranges. Success means the baseline is reproducible, scenario inputs are explicit, comparable units are used, and conclusions state uncertainty; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, read, browser, test, and wr...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Scope Intake GateUse when a new PCB assembly and test readiness request needs a bounded work scope to produce a scoped intake card for the assembly and test handoff packet. Success means owner, objective, permitted sources, acceptance condition, exclusions, and deadline are explicit; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, read, browser, test, and write capabilities only when relevant and authorized. Record evidence, limit refinemen...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Source Provenance LedgerUse when a decision about PCB assembly and test readiness depends on facts from several records or public sources to produce a source-to-claim provenance ledger for the assembly and test handoff packet. Success means each material claim has a source, version/date, location, and confidence note; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, read, browser, test, and write capabilities only when relevant and authorized. Reco...Votes: 0GitHub stars: 2
- Pcb Design Assembly Test Threshold Rule CheckUse when a PCB assembly and test readiness decision depends on a limit, eligibility rule, policy, or target to produce a rule-check record for the assembly and test handoff packet showing source, units, boundary case, and outcome. Success means the rule source and effective date are verified, units and scope match, and borderline cases are flagged rather than auto-approved; the handoff identifies unresolved safety and test dependencies before any energization. Use configured search, fetch, re...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Approval Evidence PacketUse when a PCB bill-of-material alternate review result is ready for a human owner to approve, reject, or redirect to produce a decision packet for the component substitution comparison containing options, evidence, risks, and open questions. Success means the decision owner, requested decision, source evidence, alternatives, uncertainty, and consequence of no action are all visible; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configure...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Change Impact TraceUse when a version, rule, source, or stakeholder change may affect PCB bill-of-material alternate review to produce a before/after change record and impact map for the component substitution comparison. Success means each material difference is tied to affected dependencies, consumers, owners, and a test or explicitly unknown impact; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured search, fetch, read, browser, test, and write cap...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Closeout Handoff LedgerUse when a PCB bill-of-material alternate review work item is nearing completion, pause, or transfer to another owner to produce a closeout ledger for the component substitution comparison with status, evidence, owner, and retention state. Success means all deliverables, unresolved items, approvals, and next owners are recorded, and the stop reason is explicit; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured search, fetch, read, ...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Completeness ReconciliationUse when the PCB bill-of-material alternate review workflow receives records that must agree across sources, periods, or statuses to produce a reconciliation worksheet for the component substitution comparison with matched, unmatched, and unresolved rows. Success means counts and key fields reconcile or every variance is quantified, sourced, and left unresolved for an owner; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured search,...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Exception Triage QueueUse when the PCB bill-of-material alternate review workflow has exceptions, missing evidence, or competing priorities to produce a prioritized exception queue for the component substitution comparison with evidence, owner, and next action. Success means every exception has a severity rationale, source, owner or explicit unassigned state, and a bounded next step; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured search, fetch, read,...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Recovery Readiness DrillUse when the PCB bill-of-material alternate review workflow needs a safe recovery, rollback, replay, or continuity check to produce a recovery-drill record for the component substitution comparison with starting state, test, and observed outcome. Success means the dry-run or approved non-production drill meets the predeclared recovery target and leaves the baseline intact; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured search, f...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Scenario Sensitivity MatrixUse when the PCB bill-of-material alternate review team needs to compare options under changing assumptions to produce a baseline-plus-scenarios matrix for the component substitution comparison with assumptions and ranges. Success means the baseline is reproducible, scenario inputs are explicit, comparable units are used, and conclusions state uncertainty; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured search, fetch, read, brows...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Scope Intake GateUse when a new PCB bill-of-material alternate review request needs a bounded work scope to produce a scoped intake card for the component substitution comparison. Success means owner, objective, permitted sources, acceptance condition, exclusions, and deadline are explicit; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured search, fetch, read, browser, test, and write capabilities only when relevant and authorized. Record evidence,...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Source Provenance LedgerUse when a decision about PCB bill-of-material alternate review depends on facts from several records or public sources to produce a source-to-claim provenance ledger for the component substitution comparison. Success means each material claim has a source, version/date, location, and confidence note; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured search, fetch, read, browser, test, and write capabilities only when relevant and ...Votes: 0GitHub stars: 2
- Pcb Design Bom Alternate Threshold Rule CheckUse when a PCB bill-of-material alternate review decision depends on a limit, eligibility rule, policy, or target to produce a rule-check record for the component substitution comparison showing source, units, boundary case, and outcome. Success means the rule source and effective date are verified, units and scope match, and borderline cases are flagged rather than auto-approved; candidate alternates are compared against explicit requirements and remain unapproved proposals. Use configured s...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Approval Evidence PacketUse when a PCB fabrication export verification result is ready for a human owner to approve, reject, or redirect to produce a decision packet for the fabrication-output manifest containing options, evidence, risks, and open questions. Success means the decision owner, requested decision, source evidence, alternatives, uncertainty, and consequence of no action are all visible; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fe...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Change Impact TraceUse when a version, rule, source, or stakeholder change may affect PCB fabrication export verification to produce a before/after change record and impact map for the fabrication-output manifest. Success means each material difference is tied to affected dependencies, consumers, owners, and a test or explicitly unknown impact; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch, read, browser, test, and write capabilities on...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Closeout Handoff LedgerUse when a PCB fabrication export verification work item is nearing completion, pause, or transfer to another owner to produce a closeout ledger for the fabrication-output manifest with status, evidence, owner, and retention state. Success means all deliverables, unresolved items, approvals, and next owners are recorded, and the stop reason is explicit; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch, read, browser, tes...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Completeness ReconciliationUse when the PCB fabrication export verification workflow receives records that must agree across sources, periods, or statuses to produce a reconciliation worksheet for the fabrication-output manifest with matched, unmatched, and unresolved rows. Success means counts and key fields reconcile or every variance is quantified, sourced, and left unresolved for an owner; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch, read...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Exception Triage QueueUse when the PCB fabrication export verification workflow has exceptions, missing evidence, or competing priorities to produce a prioritized exception queue for the fabrication-output manifest with evidence, owner, and next action. Success means every exception has a severity rationale, source, owner or explicit unassigned state, and a bounded next step; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch, read, browser, te...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Recovery Readiness DrillUse when the PCB fabrication export verification workflow needs a safe recovery, rollback, replay, or continuity check to produce a recovery-drill record for the fabrication-output manifest with starting state, test, and observed outcome. Success means the dry-run or approved non-production drill meets the predeclared recovery target and leaves the baseline intact; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch, read, ...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Scenario Sensitivity MatrixUse when the PCB fabrication export verification team needs to compare options under changing assumptions to produce a baseline-plus-scenarios matrix for the fabrication-output manifest with assumptions and ranges. Success means the baseline is reproducible, scenario inputs are explicit, comparable units are used, and conclusions state uncertainty; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch, read, browser, test, an...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Scope Intake GateUse when a new PCB fabrication export verification request needs a bounded work scope to produce a scoped intake card for the fabrication-output manifest. Success means owner, objective, permitted sources, acceptance condition, exclusions, and deadline are explicit; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch, read, browser, test, and write capabilities only when relevant and authorized. Record evidence, limit refin...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Source Provenance LedgerUse when a decision about PCB fabrication export verification depends on facts from several records or public sources to produce a source-to-claim provenance ledger for the fabrication-output manifest. Success means each material claim has a source, version/date, location, and confidence note; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch, read, browser, test, and write capabilities only when relevant and authorized. ...Votes: 0GitHub stars: 2
- Pcb Design Fabrication Export Threshold Rule CheckUse when a PCB fabrication export verification decision depends on a limit, eligibility rule, policy, or target to produce a rule-check record for the fabrication-output manifest showing source, units, boundary case, and outcome. Success means the rule source and effective date are verified, units and scope match, and borderline cases are flagged rather than auto-approved; each output opens in a read-only viewer and matches the declared revision and layer purpose. Use configured search, fetch...Votes: 0GitHub stars: 2
- Pcb Design Footprint Geometry Approval Evidence PacketUse when a PCB footprint geometry review result is ready for a human owner to approve, reject, or redirect to produce a decision packet for the footprint geometry check sheet containing options, evidence, risks, and open questions. Success means the decision owner, requested decision, source evidence, alternatives, uncertainty, and consequence of no action are all visible; footprint identity and geometry are traceable to the chosen component package. Use configured search, fetch, read, browse...Votes: 0GitHub stars: 2
- Pcb Design Footprint Geometry Change Impact TraceUse when a version, rule, source, or stakeholder change may affect PCB footprint geometry review to produce a before/after change record and impact map for the footprint geometry check sheet. Success means each material difference is tied to affected dependencies, consumers, owners, and a test or explicitly unknown impact; footprint identity and geometry are traceable to the chosen component package. Use configured search, fetch, read, browser, test, and write capabilities only when relevant ...Votes: 0GitHub stars: 2
- Pcb Design Footprint Geometry Closeout Handoff LedgerUse when a PCB footprint geometry review work item is nearing completion, pause, or transfer to another owner to produce a closeout ledger for the footprint geometry check sheet with status, evidence, owner, and retention state. Success means all deliverables, unresolved items, approvals, and next owners are recorded, and the stop reason is explicit; footprint identity and geometry are traceable to the chosen component package. Use configured search, fetch, read, browser, test, and write capa...Votes: 0GitHub stars: 2
- Pcb Design Footprint Geometry Completeness ReconciliationUse when the PCB footprint geometry review workflow receives records that must agree across sources, periods, or statuses to produce a reconciliation worksheet for the footprint geometry check sheet with matched, unmatched, and unresolved rows. Success means counts and key fields reconcile or every variance is quantified, sourced, and left unresolved for an owner; footprint identity and geometry are traceable to the chosen component package. Use configured search, fetch, read, browser, test, ...Votes: 0GitHub stars: 2
- Pcb Design Footprint Geometry Exception Triage QueueUse when the PCB footprint geometry review workflow has exceptions, missing evidence, or competing priorities to produce a prioritized exception queue for the footprint geometry check sheet with evidence, owner, and next action. Success means every exception has a severity rationale, source, owner or explicit unassigned state, and a bounded next step; footprint identity and geometry are traceable to the chosen component package. Use configured search, fetch, read, browser, test, and write cap...Votes: 0GitHub stars: 2
- Pcb Design Footprint Geometry Recovery Readiness DrillUse when the PCB footprint geometry review workflow needs a safe recovery, rollback, replay, or continuity check to produce a recovery-drill record for the footprint geometry check sheet with starting state, test, and observed outcome. Success means the dry-run or approved non-production drill meets the predeclared recovery target and leaves the baseline intact; footprint identity and geometry are traceable to the chosen component package. Use configured search, fetch, read, browser, test, an...Votes: 0GitHub stars: 2
- Pcb Design Footprint Geometry Scenario Sensitivity MatrixUse when the PCB footprint geometry review team needs to compare options under changing assumptions to produce a baseline-plus-scenarios matrix for the footprint geometry check sheet with assumptions and ranges. Success means the baseline is reproducible, scenario inputs are explicit, comparable units are used, and conclusions state uncertainty; footprint identity and geometry are traceable to the chosen component package. Use configured search, fetch, read, browser, test, and write capabilit...Votes: 0GitHub stars: 2