Skip to content
Back to skills

Hdl Simulation

ASecurity

Multi-simulator expertise for functional verification of FPGA designs

  • 1,760 stars
  • 0 votes
  • 0 copies
  • 2 views
  • Added September 2, 2026
ai-agentsbashdebugging

Works with

  • cli

Security analysis

A100/100

Pro scans all 2 files and shows the line behind each finding

Scanned September 2, 2026

npx -y skills add a5c-ai/babysitter --skill hdl-simulation --agent claude-code

Installs into .claude/skills of the current project.

Are you the author of Hdl Simulation?

Add the live security badge to your README. It updates with every re-scan.

Security grade badge for Hdl Simulation
[![Security: A — Skills Directory](https://www.skillsdirectory.com/api/skills/a5c-ai-hdl-simulation-babysitter/badge)](https://www.skillsdirectory.com/skills/a5c-ai-hdl-simulation-babysitter)

More formats (shields.io, HTML) on the badges page. Keep it an A: scan every change in CI with Pro.

Download with Pro
SKILL.md
---
name: hdl-simulation
description: Multi-simulator expertise for functional verification of FPGA designs
allowed-tools:
  - Read
  - Write
  - Edit
  - Glob
  - Grep
  - Bash
graph:
  domains: [domain:embedded-systems]
  specializations: [specialization:fpga-programming]
  skillAreas: [skill-area:hdl-design, skill-area:fpga-synthesis]
  roles: [role:embedded-engineer]
---

# HDL Simulation Skill

## Overview

Expert skill for HDL simulation across multiple simulators, enabling comprehensive functional verification of FPGA designs.

## Capabilities

- Generate simulation scripts (do files, tcl)
- Configure ModelSim/Questa simulations
- Configure Vivado Simulator (xsim)
- Configure VCS and Xcelium simulations
- Analyze waveforms for debugging
- Generate VCD and FSDB dumps
- Configure code coverage collection
- Support mixed-language simulation

## Target Processes

- functional-simulation.js
- testbench-development.js
- uvm-testbench.js
- constrained-random-verification.js

## Usage Guidelines

### Simulator Setup
- Create project-specific compilation scripts
- Configure library mappings
- Set up include paths and search paths
- Define simulation options
- Configure waveform dump formats

### ModelSim/Questa
```tcl
vlib work
vlog -sv +incdir+../rtl ../rtl/*.sv
vsim -voptargs="+acc" tb_top
add wave -recursive /*
run -all
```

### Vivado Simulator (xsim)
```tcl
xvlog --sv ../rtl/*.sv
xelab -debug typical tb_top -s tb_sim
xsim tb_sim -runall
```

### VCS
```bash
vcs -sverilog -debug_access+all -f filelist.f -o simv
./simv +vcs+vcdpluson
```

### Waveform Analysis
- Identify timing relationships
- Trace signal propagation
- Compare expected vs. actual
- Use markers for measurements
- Create protocol decoders

### Coverage Collection
- Statement coverage
- Branch coverage
- Toggle coverage
- FSM coverage
- Functional coverage (SystemVerilog)

### Mixed-Language
- Compile VHDL and Verilog separately
- Use proper interface binding
- Handle type conversions
- Configure library order
- Test boundary conditions

## Dependencies

- Simulator CLI integration
- Waveform viewer knowledge
- Coverage analysis tools

Files in this skill

  • README.md804 B
  • SKILL.md2.1 KB

Attribution

Is this your skill, or is something wrong with this listing? Request removal or report an issue. Author removals are honored within 72 hours.

Comments

Loading comments…