Orthogonal Residual Projection (ORP) framework for multiplier-free Power-of-Two transformer quantization — replaces MAC operations with bit-shifts using dual-basis geometric projection, enabling efficient edge deployment of LLMs at sub-4-bit precision.
Scanned 9/11/2026
Install to Claude Code
npx -y skills add hiyenwong/ai_collection --skill orthogonal-residual-quantization --agent claude-codeInstalls into .claude/skills of the current project.
Are you the author of Orthogonal Residual Quantization?
Add the live security badge to your README — it updates automatically with every re-scan.
[](https://www.skillsdirectory.com/skills/hiyenwong-orthogonal-residual-quantization-5561b769)More formats (shields.io, HTML) on the badges page.
---
name: orthogonal-residual-quantization
category: ai_collection
version: 1.0
created: 2026-05-26
source: arXiv:2605.26092
authors: Maoyang Xiang, Bo Wang, Tao Luo
description: Orthogonal Residual Projection (ORP) framework for multiplier-free Power-of-Two transformer quantization — replaces MAC operations with bit-shifts using dual-basis geometric projection, enabling efficient edge deployment of LLMs at sub-4-bit precision.
tags: [quantization, llm, edge-deployment, power-of-two, hardware-efficient, ortho-projection, bit-shift]
activation: transformer quantization, power-of-two, multiplier-free, edge deployment, bit-shift, low-bit quantization, orthogonal projection, hardware co-design, PoT quantization
---
# Orthogonal Residual Projection Quantization
## Overview
Methodology from arXiv:2605.26092 (May 2026). Deploys LLMs on edge devices by replacing dense Multiply-Accumulate (MAC) arrays with bit-shift operations via **Power-of-Two (PoT) quantization**. Addresses the **Low Angular Resolution Regime** — a structural flaw in non-uniform exponential lattices at sub-4-bit thresholds.
## Core Problem
- PoT quantization replaces MAC with bit-shifts (hardware-efficient)
- But exponential lattice has limited angular resolution at sub-4-bit
- This causes degradation of high-dimensional feature manifolds
- Standard gradient-based calibration is computationally intensive
## ORP Solution: Dual-Basis Geometric Projection
### Key Idea
Formulate quantization as **dual-basis geometric projection**:
1. **Primary basis**: Standard PoT lattice (coarse)
2. **Residual basis**: Adaptive higher-resolution lattice (fine)
3. Synthesize combined lattice using only **shift-and-add operations**
### Analytical Solver
- Replaces gradient-based optimization
- Reduces full-model calibration time for LLaMA-2-7B to ~15 minutes
- No asymmetric scaling needed
## Results
- **3-bit (W3/A16)**: Perplexity 6.10 on LLaMA-2-7B, competitive with AWQ
- **4-bit**: Maintains competitive accuracy
- **Hardware**: 28nm RTL synthesis shows timing bottleneck mitigation
- Works across modalities (text, vision)
## Implementation Pattern
```python
def orp_quantize(weight_matrix, bits=3):
# Primary PoT quantization
primary = pot_quantize(weight_matrix, bits)
# Compute residual
residual = weight_matrix - primary
# Adaptive residual basis (higher resolution)
res_basis = compute_orthogonal_basis(residual)
res_quantized = pot_quantize(residual @ res_basis, bits + 1)
# Reconstruct via shift-and-add
return primary + res_quantized @ res_basis.T
```
## When to Apply
- **Trigger words**: quantization, edge deployment, low-bit, multiplier-free, power-of-two, bit-shift, hardware optimization
- **Use cases**: Edge LLM deployment, mobile inference, embedded vision transformers
- **Benefits**: MAC-free inference, fast calibration, competitive accuracy at ultra-low bits
## Pitfalls
- ORP works best with analytical solver — don't fall back to gradient-based optimization
- The residual basis computation must be orthogonal to avoid interference
- Sub-4-bit regimes benefit most; at 8-bit the advantage diminishes
- RTL synthesis must target shift-add friendly architectures
## Hardware Considerations
- Standard-cell RTL at 28nm shows timing improvements
- Designed to mitigate dense multiplier tree bottlenecks
- Shift-and-add operations are inherently parallelizable
- Suitable for FPGA and ASIC deploymentIs this your skill, or is something wrong with this listing? Request removal or report an issue. Author removals are honored within 72 hours.
No comments yet. Be the first to comment!